

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/002,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 2
Dkt: 303.3564/51

E3 12. [Amended] The transistor of claim 11, wherein materials comprising at least one of the floating gate and the insulator are selected to have an electron affinity causing the barrier energy to be selected at less than approximately 3.3 eV.

E4 16. [Four times amended] The transistor of claim 11, wherein:
the insulator comprises a material that has a larger electron affinity than silicon dioxide;
the floating gate comprises polycrystalline or microcrystalline silicon carbide;
the barrier energy is less than approximately 2.0 eV; and
an area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

E5 18. [Three times amended] A transistor comprising:
a source region;
a drain region;
a channel region between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and
[wherein] a barrier energy between the floating gate and the insulator [is] being less than approximately [3.3] 2.0 eV;
a control electrode, separated from the floating gate by an intergate dielectric; and
wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

E6 11. [Amended] A transistor comprising:
a source region;
a drain region;
a channel region between the source region and the drain region;
a floating gate separated from the channel region by an insulator, the floating gate

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 3
Dkt: 303,356US1cont.
E6

comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;
a control electrode, separated from the floating gate by an intergate dielectric; and
wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

E7

1/29. [Three Times Amended] A memory cell comprising:
a storage electrode comprising a material that has a smaller electron affinity than polycrystalline silicon to store charge;
an insulator adjacent to the storage electrode, wherein a barrier energy between the insulator and the storage electrode is less than approximately 3.3 eV;
a control electrode separated from the storage electrode by an intergate dielectric; and
wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

2/3p.

E8

[Twice Amended] A memory device comprising:
a plurality of memory cells, wherein each memory cell includes a transistor comprising:
a source region;
a drain region;
a channel region between the source and drain regions;
a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;
and
a control gate located adjacent to the floating gate and separated therefrom by an intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Page 4

Filing Date: July 29, 1997

Dkt: 303 356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

21.
31. [Amended] The memory device of claim [33] ²⁰/₃₂ wherein materials comprising at least one of the floating gate and the insulator in each transistor are selected to have an electron affinity causing the barrier energy to be less than approximately 3.3 eV.

23.
31. [Amended] The memory device of claim [33] ²⁰/₃₂ wherein the floating gate of each transistor is isolated from conductors and semiconductors.

E10 24.
31. [Amended] The memory device of claim [33] ²⁰/₃₂ wherein the insulator in each transistor comprises a material that has a larger electron affinity than silicon dioxide.

E11 25.
31. [Twice amended] The memory device of claim ²⁰/₃₂ wherein:
the insulator comprises a material that has a larger electron affinity than silicon dioxide;
the floating gate comprises polycrystalline or microcrystalline silicon carbide;
the barrier energy is less than approximately 2.0 eV; and
an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region of each transistor.

E12 19.
41. [Amended] The transistor of claim ¹⁸/₁₉ wherein:
the insulator comprises a material that has a larger electron affinity than silicon dioxide;
[the floating gate comprises a material that has a smaller electron affinity than polycrystalline silicon;]
an area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and
the barrier energy is less than approximately 2.0 eV].

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902.133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 5
Dkt: 303.356US1

10
42. [Amended] The memory cell of claim 29, further comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region; and

wherein:

the storage electrode comprises polycrystalline or microcrystalline silicon carbide;

[an] the insulator is between the storage electrode and the channel region, the insulator comprising a material that has a larger electron affinity than silicon dioxide, [and a] and the barrier energy [between the insulator and the storage electrode being] is less than approximately [3.3] 2.0 eV; and

[wherein the storage electrode comprises a material that has a smaller electron affinity than polycrystalline silicon; and]

[wherein] an area of a capacitor formed by the control electrode, the storage electrode, and the intergate dielectric is larger than an area of a capacitor formed by the storage electrode, the insulator, and the channel region.

cont.

E1228.

43. [Amended] A transistor comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

an insulator comprising a material that has a larger electron affinity than silicon dioxide;

a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and

a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 6
Dkt: 303,356(US)29.
47.

[Amended] The transistor of claim 47 wherein:

the insulator comprises amorphous silicon carbide;

the floating gate comprises [a material that has a smaller electron affinity than

polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the barrier energy is less than approximately 2.0 eV.

cont.

E12

32.
47.

[Amended] A transistor comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;

a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

E13

33.
47.

[Amended] The transistor of claim 47 wherein:

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

and

the barrier energy is less than approximately 2.0 eV.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 7
Dkr: 303,356US134.
4p.

[Amended] A transistor comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- an insulator comprising a material that has a larger electron affinity than silicon dioxide;
- a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; [and]
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide[.]; and
- an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

cont.
E1335.
5p.

[Amended] The transistor of claim 4 wherein:

- the insulator comprises amorphous silicon carbide;
- the [a] barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV; and
- the floating gate comprises polycrystalline or microcrystalline silicon carbide. [a material that has a smaller electron affinity than polycrystalline silicon; and
- an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.]

34

36.
7p.

[Amended] A transistor comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 8
Dkt. 303,356US1

comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

37.
sp. [Amended] The transistor of claim 36 wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

cont. 38.
E13^{sp.}

[Amended] A transistor comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 9
Dkt: 303,356/US139.
34.

[Amended] The transistor of claim 38 wherein:

[a barrier energy between the floating gate and the insulator is less than approximately 3.3 eV;]

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

and

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide.

40.
35.

[Amended] A memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

an insulator comprising a material that has a larger electron affinity than silicon dioxide;

a floating gate separated from the channel region by the insulator, the floating gate

comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

41.
36.

[Amended] The memory cell of claim 40 wherein:

the insulator comprises amorphous silicon carbide;

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902.133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 10
Doc 303.356US142.
57.

[Amended] A memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

43.
57.

[Amended] The memory cell of claim 42 wherein:

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

44.
57.

[Amended] A memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

cont.

E13 and

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/A02.133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 11
Dkt: 303.3561US1

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

45. 44. [Amended] The memory cell of claim 59 wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide; and

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide.

cont. 46.
E13

61. [Amended] A memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately [3.3] 2.0 eV;

and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

47. 46. [Amended] The memory cell of claim 61 wherein:

[the barrier energy is less than approximately 2.0 eV;]

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Page 12
Doc: 303.356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

48.
6p.

[Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

an insulator comprising a material that has a larger electron affinity than silicon dioxide;

a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and

cont.
E13

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

49.
6p.

[Amended] The memory device of claim 6p wherein:

the insulator comprises amorphous silicon carbide;

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 13
Dkt: 303.356US1

a voltage control circuit; and
wherein the memory cells are arranged in an array.

57.
67. [Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

51.
68. [Twice amended] The memory device of claim 67 wherein:

the barrier energy [between the floating gate and the insulator] is less than approximately 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902.133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 14
Dkt: 303.356US152.
7.cont
E14

[Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

53.
8.

52

[Twice amended] The memory device of claim 6, wherein:

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

[a barrier energy between the floating gate and the insulator is less than approximately 3.3 eV;]

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate

E15

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 15
Dkt: 303,356,051

546

[Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

E16 a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

551
79

[Twice amended] The memory device of claim 64 wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

E17 and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

Page 16
Dkt: 303.356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

60
7f.[Amended] The memory device of claim ⁵⁹ wherein:the barrier energy is less than approximately 2.0 eV;

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

E 18
61

[Amended] A memory device comprising:

a plurality of memory cells, wherein each memory cell includes a transistor comprising:

a source region;

a drain region;

a channel region between the source and drain regions;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the floating gate being capacitively separated from the channel region to provide transconductance gain; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902.133

Filing Date: July 29, 1997

Page 17
Dkt: 303.356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

62
7p.

[Amended] The memory device of claim 61 wherein:

the floating gate comprises polycrystalline or microcrystalline silicon carbide [and has a smaller electron affinity than polycrystalline silicon];

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate

cont. dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

E18

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.